Intelligent charging network? How to reserve 5G and edge computing interfaces on the mainboard of AC charging post?

For the 22kW AC charging post motherboard, 5G and edge computing interfaces are reserved. The core logic is "hardware embedding, software definition", focusing on the reserve capacity for future V2G and orderly charging, rather than modifying existing functions.

The specific implementation path is divided into four layers, progressively unfolding:

Physical layer:

• Ensure that the module is plug and play.

• The motherboard needs to be equipped with standard Mini PCIe or M.2 slots, compatible with mainstream 5G modules.

• The antenna interface is converted from IPEX to SMA, and the wiring area is independently planned to be isolated from the high-voltage power section to prevent electromagnetic interference.

Data layer:

• Connect the channels of "collection" and "upload". The collection end (southbound) maintains 2 CAN Bus channels (for V2G or BMS interaction) and 2 RS-485 channels (for connecting to the meter).

• Except for 5G, the upload end (northbound) must reserve one Gigabit Ethernet port as a wired backup and reserve an independent USB 3.0 or PCIe channel for 5G data on the main control chip side to avoid bandwidth competition.

Computing power layer:

• Leave enough room for the 'edge brain'.

• The main control uses dual core Cortex-A level chips (such as NXP i.MX series), with 30% redundancy reserved for computing power to run local AI models.

• Onboard 2GB or more of memory and 8GB or more of flash memory, with reserved TF card slots for extended storage.

• At the same time, reserve SPI or USB-HUB interfaces for connecting NPU, making it easy to install AI acceleration sticks to process video or image tasks in the later stage.

Power supply and timing:

• Ensure stable operation under high load.

• Set up independent DC-DC power management units for 5G modules and edge chips, completely isolated from the 22kW main power supply, to avoid voltage drops during charging start stop and restart.

• In addition, PPS (Pulse Per Second) interface needs to be reserved for high-precision time synchronization through 5G base stations or GPS in the future to ensure consistent timing of local scheduling instructions.

Summary logic:

Physical interfaces are the prerequisite, data channels are the foundation, computing power storage is the core, and stable power supply is the guarantee. This design is decoupled from the motherboard through a "communication expansion board" form, and future upgrades only require replacing the board without redesigning the entire machine.

The communication charging pile motherboard produced by Xincheng Technology is of high quality and beautiful price. Welcome to inquire and purchase!